Problems of voiding and poor contact resistance have plagued recent attempts to apply salicide technology to silicon-on-insulator (SOI) transistors. A physical picture is developed to explain why these problems occur. The picture rests on the known kinetics of silicide formation and the resistance to silicon diffusion imposed by device geometry.