The roll-off of threshold voltage in deep submicron MOSFETs with high-k and stacked gate dielectrics is studied. A model to account for the fringing field effect on the high-k slacked layer dielectrics is proposed. The model predictions are compared with the two-dimensional device simulation. Good agreement between the model predictions and device simulation results has been obtained.