The impact of scaling of the CMOS technology on the performance of small-signal MOS amplifiers is evaluated by analytical models and physics-based device simulation. The limitations set by non-ideal scaling of the electrical characteristics of the MOSFET and their implications on the trade-off between power dissipation and performance are analyzed and discussed. The results reported in this paper Like indications about the improvements and limitations that may be expected as the technology is scaled belong 0.1 mum and provide indications regarding technology options (e.g. bulk vs. SOI MOSFETs) and different approaches for scaling the bias Current as CMOS miniaturization proceeds. (C) 2002 Elsevier Science Ltd, All rights reserved.